Delay modeling of high-speed distributed interconnect for the signal integrity prediction
نویسندگان
چکیده
منابع مشابه
MDSI: Signal Integrity Interconnect Fault Modeling and Testing for SoCs
Unacceptable loss of signal integrity may cause permanent or intermittent harm to the functionality and performance of SoCs. In this paper, we present an abstract model and a new test pattern generation method of signal integrity problems on interconnects. This approach is achieved by considering the effects for testing inputs and parasitic RLC elements of interconnects. We also develop a frame...
متن کاملSignal Integrity: Fault Modeling and Testing in High-Speed SoCs
As we approach 100nm technology the interconnect issues are becoming one of the main concerns in the testing of gigahertz system-onchips. Voltage distortion (noise) and delay violations (skew) contribute to the signal integrity loss and ultimately functional error, performance degradation and reliability problems. In this paper, we first define a model for integrity faults on the high-speed int...
متن کاملOptimization of a High-Speed Interconnect Link Under Signal Integrity Constraints
This work presents a systematic procedure for the optimization of high-speed interconnect links under signal integrity constraints. The main goal for the optimization process is the transmission eye diagram opening. Parameterized macromodels of sensitive interconnects are employed to speed up the possibly large number of repeated transient simulations for the computation of the eye diagram requ...
متن کاملInterconnect Scaling: Signal Integrity and Performance in Future High-Speed CMOS Designs
The impact of new interconnect materials and various circuit design techniques on both performance and signal integrity in future highspeed CMOS is investigated. Specifically, this work examines the use of copper, low-k dielectrics, repeaters, driver sizing and novel design techniques with respect to crosstalk and delay in the 0.25 to 0.07 μm generations. We show crosstalk to be very important ...
متن کاملHigh Speed Delay-Locked Loop for Multiple Clock Phase Generation
In this paper, a high speed delay-locked loop (DLL) architecture ispresented which can be employed in high frequency applications. In order to design the new architecture, a new mixed structure is presented for phase detector (PD) and charge pump (CP) which canbe triggered by double edges of the input signals. In addition, the blind zone is removed due to the elimination of reset signal. Theref...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: The European Physical Journal Applied Physics
سال: 2012
ISSN: 1286-0042,1286-0050
DOI: 10.1051/epjap/2012110374